Tous nos rayons

Déjà client ? Identifiez-vous

Mot de passe oublié ?

Nouveau client ?

CRÉER VOTRE COMPTE
Co-Verification of Hardware and Software for ARM  SoC Design
Ajouter à une liste

Librairie Eyrolles - Paris 5e
Indisponible

Co-Verification of Hardware and Software for ARM  SoC Design

Co-Verification of Hardware and Software for ARM SoC Design

Jason R. Andrews - Collection Embedded Technology

260 pages, parution le 23/09/2004

Résumé

Hardware/software co-verification is how to make sure that embedded system software works correctly with the hardware, and that the hardware has been properly designed to run the software successfully -before large sums are spent on prototypes or manufacturing.

This is the first book to apply this verification technique to the rapidly growing field of embedded systems-on-a-chip(SoC). As traditional embedded system design evolves into single-chip design, embedded engineers must be armed with the necessary information to make educated decisions about which tools and methodology to deploy. SoC verification requires a mix of expertise from the disciplines of microprocessor and computer architecture, logic design and simulation, and C and Assembly language embedded software. Until now, the relevant information on how it all fits together has not been available. Andrews, a recognized expert, provides in-depth information about how co-verification really works, how to be successful using it, and pitfalls to avoid. He illustrates these concepts using concrete examples with the ARM core - a technology that has the dominant market share in embedded system product design. The companion CD-ROM contains all source code used in the design examples, a searchable e-book version, and useful design tools.

Sommaire

  • Embedded System Verification:An Introduction
  • Hardware and Software Design Process
  • SoC Verification Topics for the ARM Architecture
  • Hardware/Software Co-Verification
  • Advanced Hardware/Software Co-Verification
  • Hardware Verification Environment and Co-Verification
  • Methodology for an Example ARM SoC
Voir tout
Replier

Caractéristiques techniques

  PAPIER
Éditeur(s) Newnes
Auteur(s) Jason R. Andrews
Collection Embedded Technology
Parution 23/09/2004
Nb. de pages 260
Format 19 x 23,5
Couverture Broché
Poids 614g
Intérieur Noir et Blanc
EAN13 9780750677301
ISBN13 978-0-7506-7730-1

Avantages Eyrolles.com

Livraison à partir de 0,01 en France métropolitaine
Paiement en ligne SÉCURISÉ
Livraison dans le monde
Retour sous 15 jours
+ d'un million et demi de livres disponibles
satisfait ou remboursé
Satisfait ou remboursé
Paiement sécurisé
modes de paiement
Paiement à l'expédition
partout dans le monde
Livraison partout dans le monde
Service clients sav@commande.eyrolles.com
librairie française
Librairie française depuis 1925
Recevez nos newsletters
Vous serez régulièrement informé(e) de toutes nos actualités.
Inscription